summaryrefslogtreecommitdiff
path: root/MIL_testing/ng_test1.cir
diff options
context:
space:
mode:
authorTanner Robison <[email protected]>2026-07-07 20:48:28 -0700
committerYour Name <[email protected]>2026-07-10 19:51:37 +0000
commit4f36a1654ff6560c915a39e1f9999e0efc4a9680 (patch)
tree984b234215ee1972a396d1491e5dc3fd07da5d4c /MIL_testing/ng_test1.cir
parente2b30976cdaccf9d2b9820fefa22ced03c82711f (diff)
SPICE model in the loop testing
Diffstat (limited to 'MIL_testing/ng_test1.cir')
-rw-r--r--MIL_testing/ng_test1.cir25
1 files changed, 25 insertions, 0 deletions
diff --git a/MIL_testing/ng_test1.cir b/MIL_testing/ng_test1.cir
new file mode 100644
index 0000000..892a284
--- /dev/null
+++ b/MIL_testing/ng_test1.cir
@@ -0,0 +1,25 @@
+* RC Charging Circuit
+
+V1 in 0 PULSE(0 5 1u 1u 1u 100m 200m)
+
+R1 in out 1k
+
+C1 out 0 1u
+
+.tran 10u 50m
+
+.control
+run
+
+set finalindex = $&{length(v(in)) - 1}
+
+let final_vin = v(in)[$finalindex]
+let final_vout = v(out)[$finalindex]
+let final_current = v1#branch[$finalindex]
+
+echo "----- final time analysis -----"
+print final_vin final_vout
+print final_current
+
+.endc
+.end